Skip to content
This repository was archived by the owner on Jun 3, 2024. It is now read-only.

Conversation

@RRozak
Copy link
Member

@RRozak RRozak commented Nov 10, 2021

No description provided.

Signed-off-by: Ryszard Różak <rrozak@antmicro.com>
@RRozak RRozak requested a review from rkapuscik November 10, 2021 10:14
typedef struct packed {
logic [2:0] a;
logic [1:0] b;
} struct_ab;

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

⚠️ [verible-verilog-lint] reported by reviewdog 🐶
Struct names have to ends with _t [Style: struct-union-conventions] [struct-union-name-style]

typedef struct packed {
logic [1:0] a;
logic [2:0] b;
} struct_ab;

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

⚠️ [verible-verilog-lint] reported by reviewdog 🐶
Struct names have to ends with _t [Style: struct-union-conventions] [struct-union-name-style]

Signed-off-by: Ryszard Różak <rrozak@antmicro.com>
@RRozak
Copy link
Member Author

RRozak commented Nov 10, 2021

It waits for chipsalliance/Surelog#2183

@RRozak
Copy link
Member Author

RRozak commented Nov 19, 2021

It still doesn't work.

@RRozak
Copy link
Member Author

RRozak commented Dec 15, 2021

It gives warning top.sv:22:15: Operator PATMEMBER expects 3 bits on the Pattern value, but Pattern value's CONST '2'h3' generates 2 bits.

Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants