Skip to content

Actions: chipsalliance/caliptra-sw

Actions

Build FPGA SD image for caliptra-1.x

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
fpga-image-1.x.yml
17 workflow runs
17 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Build FPGA SD image for caliptra-1.x Build FPGA SD image for caliptra-1.x #17: Scheduled
10m 35s main
main
10m 35s
Build FPGA SD image for caliptra-1.x Build FPGA SD image for caliptra-1.x #16: Scheduled
10m 5s main
main
10m 5s
Build FPGA SD image for caliptra-1.x Build FPGA SD image for caliptra-1.x #15: Scheduled
10m 26s main
main
10m 26s
Build FPGA SD image for caliptra-1.x Build FPGA SD image for caliptra-1.x #14: Scheduled
10m 31s main
main
10m 31s
Build FPGA SD image for caliptra-1.x Build FPGA SD image for caliptra-1.x #13: Scheduled
10m 49s main
main
10m 49s
[OCP LOCK] Add encryption engine emulator Build FPGA SD image for caliptra-1.x #12: Pull request #3040 synchronize by GwangbaeCHOI
11m 0s GwangbaeCHOI:caliptra-2.1-dev
GwangbaeCHOI:caliptra-2.1-dev
11m 0s
Build FPGA SD image for caliptra-1.x Build FPGA SD image for caliptra-1.x #11: Scheduled
11m 0s main
main
11m 0s
Build FPGA SD image for caliptra-1.x Build FPGA SD image for caliptra-1.x #10: Scheduled
10m 55s main
main
10m 55s
[dpe] Update to just before adding SVN Build FPGA SD image for caliptra-1.x #9: Pull request #2865 synchronize by zhalvorsen
10m 45s zhalvorsen:dpe-before-svn
zhalvorsen:dpe-before-svn
10m 45s
Fix OCP LOCK warm reset test Build FPGA SD image for caliptra-1.x #8: Pull request #2878 synchronize by clundin25
10m 33s clundin25:fix-warm-reset
clundin25:fix-warm-reset
10m 33s
Build FPGA SD image for caliptra-1.x Build FPGA SD image for caliptra-1.x #7: Scheduled
7m 51s main
main
7m 51s
Build FPGA SD image for caliptra-1.x Build FPGA SD image for caliptra-1.x #6: Scheduled
10m 21s main
main
10m 21s
Build FPGA SD image for caliptra-1.x Build FPGA SD image for caliptra-1.x #5: Manually run by clundin25
10m 52s main
main
10m 52s
Build FPGA SD image for caliptra-1.x Build FPGA SD image for caliptra-1.x #4: Manually run by clundin25
41s main
main
41s
Set OCP LOCK HEK Seed Fuse from OTP Build FPGA SD image for caliptra-1.x #3: Pull request #2803 synchronize by clundin25
40s clundin25:hek-fuses
clundin25:hek-fuses
40s
Build FPGA SD image for caliptra-1.x Build FPGA SD image for caliptra-1.x #2: Manually run by clundin25
52s main
main
52s
Migrate CI jobs to main from caliptra-1.x Build FPGA SD image for caliptra-1.x #1: Pull request #2894 opened by clundin25
1s clundin25:ci-migration
clundin25:ci-migration
1s