Skip to content

Actions: chipsalliance/caliptra-sw

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
2,500+ workflow runs
2,500+ workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
[FPGA]: Wait for cold boot complete in model harness Code Coverage #2741: Pull request #3883 opened by clundin25
11m 19s clundin25:push-nkmxvqrmmtmt
clundin25:push-nkmxvqrmmtmt
11m 19s
[FPGA]: Wait for cold boot complete in model harness Build and Test #15012: Pull request #3883 opened by clundin25
6m 31s clundin25:push-nkmxvqrmmtmt
clundin25:push-nkmxvqrmmtmt
6m 31s
[FPGA]: Wait for cold boot complete in model harness Size History #13032: Pull request #3883 opened by clundin25
5m 46s clundin25:push-nkmxvqrmmtmt
clundin25:push-nkmxvqrmmtmt
5m 46s
[FPGA]: Wait for cold boot complete in model harness Subsystem FPGA Build #3994: Pull request #3883 opened by clundin25
21m 27s clundin25:push-nkmxvqrmmtmt
clundin25:push-nkmxvqrmmtmt
21m 27s
[FPGA]: Wait for cold boot complete in model harness Verilator Hardware Model #14906: Pull request #3883 opened by clundin25
26m 27s clundin25:push-nkmxvqrmmtmt
clundin25:push-nkmxvqrmmtmt
26m 27s
[FPGA]: Wait for cold boot complete in model harness FPGA Build #9164: Pull request #3883 opened by clundin25
12m 36s clundin25:push-nkmxvqrmmtmt
clundin25:push-nkmxvqrmmtmt
12m 36s
[FPGA]: Wait for cold boot complete in model harness Policy #10094: Pull request #3883 opened by clundin25
3m 57s clundin25:push-nkmxvqrmmtmt
clundin25:push-nkmxvqrmmtmt
3m 57s
Build and Test Build and Test #15011: Merge group checks requested
52m 23s
52m 23s
Size History Size History #13031: Merge group checks requested
5m 23s
5m 23s
Verilator Hardware Model Verilator Hardware Model #14905: Merge group checks requested
1h 22m 26s
1h 22m 26s
Subsystem FPGA Build Subsystem FPGA Build #3993: Merge group checks requested
57m 47s
57m 47s
FPGA Build FPGA Build #9163: Merge group checks requested
45m 59s
45m 59s
Policy Policy #10093: Merge group checks requested
3m 11s
3m 11s
runtime: add MLDSA87_SIGNATURE_VERIFY mailbox command (RFC #3700) .github/workflows/versioned-full-build-test.yml #6780: Pull request #3828 by elunogv
Failure elunogv:feature/pr-3782-rt
elunogv:feature/pr-3782-rt
Failure
FPGA Build FPGA Build #9161: Merge group checks requested
45m 25s
45m 25s
Size History Size History #13029: Merge group checks requested
5m 26s
5m 26s
Verilator Hardware Model Verilator Hardware Model #14903: Merge group checks requested
1h 1m 21s
1h 1m 21s
Subsystem FPGA Build Subsystem FPGA Build #3992: Merge group checks requested
1h 1m 46s
1h 1m 46s
Policy Policy #10091: Merge group checks requested
4m 3s
4m 3s
Build and Test Build and Test #15009: Merge group checks requested
49m 33s
49m 33s
runtime: Force run_reset_flow to not inline (#3881) .github/workflows/versioned-full-build-test.yml #6779: Commit 0e6738a pushed by ternst-nv
Failure caliptra-1.x
caliptra-1.x
Failure
runtime: Force run_reset_flow to not inline Build and Test #15008: Pull request #3881 opened by ternst-nv
30m 32s ternst-nv:feature/outline-reset-flow
ternst-nv:feature/outline-reset-flow
30m 32s
runtime: Force run_reset_flow to not inline FPGA Build #9160: Pull request #3881 opened by ternst-nv
1h 46m 45s ternst-nv:feature/outline-reset-flow
ternst-nv:feature/outline-reset-flow
1h 46m 45s
runtime: Force run_reset_flow to not inline Size History #13028: Pull request #3881 opened by ternst-nv
29m 30s ternst-nv:feature/outline-reset-flow
ternst-nv:feature/outline-reset-flow
29m 30s
runtime: Force run_reset_flow to not inline Verilator Hardware Model #14902: Pull request #3881 opened by ternst-nv
27m 2s ternst-nv:feature/outline-reset-flow
ternst-nv:feature/outline-reset-flow
27m 2s
ProTip! You can narrow down the results and go further in time using created:<2026-06-15 or the other filters available.