Skip to content

Use DedupGroup Phase in ChiselStage$ #4728

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 2 commits into
base: main
Choose a base branch
from
Open
Show file tree
Hide file tree
Changes from 1 commit
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 1 addition & 0 deletions src/main/scala/circt/stage/ChiselStage.scala
Original file line number Diff line number Diff line change
Expand Up @@ -57,6 +57,7 @@ object ChiselStage {
Seq(
Dependency[chisel3.stage.phases.Elaborate],
Dependency[chisel3.stage.phases.Convert],
Dependency[chisel3.stage.phases.AddDedupGroupAnnotations],
Dependency[circt.stage.phases.AddImplicitOutputFile],
Dependency[chisel3.stage.phases.AddImplicitOutputAnnotationFile],
Dependency[circt.stage.phases.Checks],
Expand Down
12 changes: 10 additions & 2 deletions src/test/scala-2/chiselTests/DedupSpec.scala
Original file line number Diff line number Diff line change
Expand Up @@ -3,10 +3,11 @@
package chiselTests

import chisel3._
import chisel3.util._
import chisel3.util.{Counter, Decoupled, Queue}
import chisel3.experimental.{annotate, dedupGroup}
import chisel3.experimental.hierarchy.Definition
import chisel3.properties.Class
import circt.stage.ChiselStage
import firrtl.transforms.DedupGroupAnnotation
import chisel3.experimental.hierarchy._
import chisel3.util.circt.PlusArgsValue
Expand Down Expand Up @@ -121,13 +122,20 @@ class DedupSpec extends ChiselFlatSpec {
}) === 3)
}

it should "work natively for desiredNames" in {
it should "work natively for desiredNames with ChiselStage (the class)" in {
assert(countModules(compile {
val top = new SharedConstantValDedupTopDesiredName
top
}) === 3)
}

it should "work natively for desiredNames with ChiselStage$ (the object)" in {
assert(countModules(ChiselStage.emitSystemVerilog {
val top = new SharedConstantValDedupTopDesiredName
top
}) === 3)
}

it should "error on conflicting dedup groups" in {
a[Exception] should be thrownBy {
compile {
Expand Down
Loading