Skip to content

ImportVerilog: add step-1 SV interface import#9904

Open
AmurG wants to merge 1 commit intollvm:mainfrom
AmurG:codex/uvm-step1
Open

ImportVerilog: add step-1 SV interface import#9904
AmurG wants to merge 1 commit intollvm:mainfrom
AmurG:codex/uvm-step1

Conversation

@AmurG
Copy link

@AmurG AmurG commented Mar 11, 2026

---This PR was based on AI-generated content---

This PR adds basic interface support for a total overhaul of the CIRCT frontend that supports UVM/Randomization well.

Kept intentionally small for basic interface/modport support and CI/human testing.

@AmurG AmurG force-pushed the codex/uvm-step1 branch from b45a597 to d834f6c Compare March 11, 2026 15:09
Copy link
Contributor

@fabianschuiki fabianschuiki left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Hey @AmurG, thanks for kicking this off! I don't think we want to use any ops in the SV dialect in ImportVerilog. It's a bit counter-intuitive, but the SV dialect is intended for Verilog emission, but it doesn't preserve enough information for Verilog ingestion. The Moore dialect is where we deal with the ImportVerilog side of things. There is no interface support there yet, but @Mohamed-Khairy-SWE has been working towards some first support there (#9792). Could these two approaches be combined, or one built on the other?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants