ImportVerilog: add step-1 SV interface import#9904

AmurG wants to merge 1 commit intollvm:mainllvm/circt:mainfrom

AmurG:codex/uvm-step1AmurG/circt:codex/uvm-step1Copy head branch name to clipboard