Skip to content
Change the repository type filter

All

    Repositories list

    • sail-riscv

      Public
      Sail RISC-V model
      Sail
      24264511389Updated Jan 8, 2026Jan 8, 2026
    • riscv-test-env

      Public
      C
      1185146Updated Jan 8, 2026Jan 8, 2026
    • riscv-high-assurance-cryptography

      Public
      High Assurance Cryptography
      Makefile
      3440Updated Jan 7, 2026Jan 7, 2026
    • meta-riscv

      Public
      OpenEmbedded/Yocto layer for RISC-V Architecture
      BitBake
      166417204Updated Jan 7, 2026Jan 7, 2026
    • docs-dev-guide

      Public
      Documentation developer guide
      TeX
      3912083Updated Jan 7, 2026Jan 7, 2026
    • riscv-fast-interrupt

      Public
      Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
      Makefile
      5228375Updated Jan 7, 2026Jan 7, 2026
    • sig-functional-safety-whitepaper

      Public
      GitHub repository for the Functional Safety SIG Whitepaper Development
      TeX
      8610Updated Jan 6, 2026Jan 6, 2026
    • riscv-isa-manual

      Public
      RISC-V Instruction Set Manual
      TeX
      7844.4k3414Updated Jan 6, 2026Jan 6, 2026
    • riscv-opcodes

      Public
      RISC-V Opcodes
      Python
      3508242728Updated Jan 6, 2026Jan 6, 2026
    • riscv-glossary

      Public
      Makefile
      610170Updated Jan 5, 2026Jan 5, 2026
    • Define 2 new extensions to, along with Zihpm and Sscofpmf, enable event and instruction sampling with precise attribution.
      Makefile
      3462Updated Jan 5, 2026Jan 5, 2026
    • riscv-docs-base-container-image

      Public
      A base container image populated with the dependencies to build the RISC-V Documentation.
      101803Updated Jan 5, 2026Jan 5, 2026
    • This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protection and scalable compartmentalization.
      TeX
      4393333Updated Dec 30, 2025Dec 30, 2025
    • RISC-V Performance Events Specification
      Makefile
      710113Updated Dec 29, 2025Dec 29, 2025
    • docs-spec-template

      Public template
      Makefile
      263613Updated Dec 29, 2025Dec 29, 2025
    • Working Draft of the RISC-V Debug Specification Standard
      Python
      995027416Updated Dec 29, 2025Dec 29, 2025
    • riscv-b

      Public
      "B" extension - that represents the collection of the Zba, Zbb, and Zbs extensions
      Makefile
      51201Updated Dec 29, 2025Dec 29, 2025
    • riscv-svvptc

      Public
      Obviating Memory-Management Instructions after Marking PTEs Valid (Svvptc)
      Makefile
      5501Updated Dec 29, 2025Dec 29, 2025
    • This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant security use cases e.g. confidential-computing, trusted platform services, fault isolation and so on.
      Makefile
      226421Updated Dec 29, 2025Dec 29, 2025
    • riscv-zabha

      Public
      The Zabha extension provides support for byte and halfword atomic memory operations.
      Makefile
      91101Updated Dec 29, 2025Dec 29, 2025
    • RISC-V Speculation Barrier
      Makefile
      1151Updated Dec 29, 2025Dec 29, 2025
    • riscv-cfi

      Public
      This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. and Unpriv. specifications at https://github.com/riscv/riscv-isa-manual
      Makefile
      249401Updated Dec 29, 2025Dec 29, 2025
    • docs-resources

      Public
      Ruby
      244710Updated Dec 27, 2025Dec 27, 2025
    • RISC-V Architecture Profiles
      Makefile
      46170203Updated Dec 26, 2025Dec 26, 2025
    • RISC-V Self-hosted Trace Development Repositoty
      TeX
      784232Updated Dec 23, 2025Dec 23, 2025
    • riscv-j-extension

      Public
      Working Draft of the RISC-V J Extension Specification
      Makefile
      2219283Updated Dec 23, 2025Dec 23, 2025
    • riscv-worlds

      Public
      RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.
      TeX
      784941Updated Dec 18, 2025Dec 18, 2025
    • riscv-memory-tagging

      Public
      Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
      Makefile
      92600Updated Dec 18, 2025Dec 18, 2025
    • riscv-aia

      Public
      Makefile
      2498372Updated Dec 17, 2025Dec 17, 2025
    • composable-custom-extensions

      Public
      This task group will propose ISA extension(s) and non-ISA hardware and software interop interfaces to enable routine reuse and composition of a subcategory of custom extensions called composable extensions.
      Makefile
      41111Updated Dec 12, 2025Dec 12, 2025