Skip to content

Pull requests: riscv/sail-riscv

New pull request New
93 Open 936 Closed
93 Open 936 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Replace bitzero and bitone with 0b0 and 0b1 refactor Code clean up
#1483 opened Jan 13, 2026 by jordancarlin Loading…
7
Add hypervisor helper to check if privilege level is virtual mode extension Adds support for a RISC-V extension
#1482 opened Jan 13, 2026 by nadime15 Loading…
1
Add Hypervisor interrupt causes extension Adds support for a RISC-V extension
#1481 opened Jan 13, 2026 by nadime15 Loading…
1
Add Hypervisor exception causes extension Adds support for a RISC-V extension
#1480 opened Jan 13, 2026 by nadime15 Loading…
1
Rename the ext_access_type type to mem_payload. will be merged Scheduled to be merged soon if nobody objects
#1479 opened Jan 12, 2026 by pmundkur Loading…
2
Add Zvabd extension extension Adds support for a RISC-V extension
#1478 opened Jan 12, 2026 by TinyuengKwan Loading…
15
plic mvp
#1476 opened Jan 11, 2026 by ibvqeibob Loading…
12
Added snapshot and checkpoint system for Sail RISC-V emulator
#1469 opened Jan 6, 2026 by tanishkaa08 Loading…
10
add Zicclsm extension extension Adds support for a RISC-V extension
#1468 opened Jan 6, 2026 by challenger1024 Loading…
34
add configuration option for reserved behavior: odd number register for RV32Zdinx configuration Additional configuration settings needed for the model
#1462 opened Dec 28, 2025 by challenger1024 Loading…
1
Add JSON execution trace output format
#1460 opened Dec 27, 2025 by Timmmm • Draft
15
Make PC a virtaddr refactor Code clean up
#1459 opened Dec 27, 2025 by ibvqeibob Loading…
1
9
Add the spmp extension extension Adds support for a RISC-V extension
#1457 opened Dec 26, 2025 by Fly0307 Loading…
10
add except context for H extension
#1451 opened Dec 22, 2025 by KotorinMinami Loading…
1
Add Unratified Zvzip extension instructions extension Adds support for a RISC-V extension
#1449 opened Dec 21, 2025 by ved-rivos Loading…
13
Add configuration option for reserved behavior xenvcfg.CBIE = 0b10 configuration Additional configuration settings needed for the model will be merged Scheduled to be merged soon if nobody objects
#1447 opened Dec 21, 2025 by challenger1024 Loading…
8
Cancel in progress CI jobs when new commits are pushed to the same PR
#1445 opened Dec 20, 2025 by jordancarlin Loading…
5
Add Hypervisor Extension
#1419 opened Dec 8, 2025 by trdthg • Draft
2 of 11 tasks
5
build: add cmake dependency check and update the build script
#1417 opened Dec 6, 2025 by rpsene Loading…
7
Bump CI version
#1416 opened Dec 6, 2025 by Arielfoever Loading…
8
Plumb trap_reason from Sail traps into C callbacks
#1415 opened Dec 4, 2025 by ibvqeibob Loading…
20
Add Debug Module (DM) implementation for external debug support
#1414 opened Dec 3, 2025 by nadime15 Loading…
1
add config option for mstatus fs and vs configuration Additional configuration settings needed for the model
#1413 opened Dec 1, 2025 by KotorinMinami Loading…
15
make nums of physaddr bits configurable configuration Additional configuration settings needed for the model
#1412 opened Nov 30, 2025 by KotorinMinami Loading…
57
Add the Zicfiss extension. extension Adds support for a RISC-V extension
#1408 opened Nov 25, 2025 by pmundkur • Draft
2
ProTip! Mix and match filters to narrow down what you’re looking for.