Skip to content

Pull requests: verilog-to-routing/vtr-verilog-to-routing

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort

Pull requests list

[Infra] The Great VPR Pragma PR lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
#3077 opened May 22, 2025 by AlexandreSinger Loading…
Fix potential vulnerable cloned function ABC ABC Logic Optimization & Technology Mapping Tool lang-cpp C/C++ code
#3072 opened May 21, 2025 by npt-1707 Loading…
6 tasks
Vpr viewer and flat routing on lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
#3070 opened May 21, 2025 by w0lek Loading…
1 of 7 tasks
[WIP] Eliminate vtr_free and vtr_malloc/vtr_calloc/vtr_realloc lang-cpp C/C++ code libarchfpga Library for handling FPGA Architecture descriptions VPR VPR FPGA Placement & Routing Tool
#3040 opened May 14, 2025 by SamuelHo10 Loading…
[STA] Enabled Dedicated Routing SDC Generation lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
#3038 opened May 14, 2025 by AlexandreSinger Loading…
Congestion-Aware Initial Accumulated Cost lang-cpp C/C++ code libvtrutil VPR VPR FPGA Placement & Routing Tool
#3031 opened May 10, 2025 by soheilshahrouz Loading…
[LibArchFPGA] Added Library Model IDs as constexpr lang-cpp C/C++ code libarchfpga Library for handling FPGA Architecture descriptions VPR VPR FPGA Placement & Routing Tool
#3022 opened May 4, 2025 by AlexandreSinger Loading…
[Place] Centriod Initial Placement lang-cpp C/C++ code libarchfpga Library for handling FPGA Architecture descriptions VPR VPR FPGA Placement & Routing Tool
#3018 opened May 1, 2025 by amin1377 Loading…
[WIP] Congestion modeling in placement stage lang-cpp C/C++ code libvtrutil VPR VPR FPGA Placement & Routing Tool
#3010 opened Apr 29, 2025 by soheilshahrouz Loading…
[Place] Expand search range for sparse blocks lang-cpp C/C++ code libarchfpga Library for handling FPGA Architecture descriptions VPR VPR FPGA Placement & Routing Tool
#2960 opened Apr 1, 2025 by amin1377 Loading…
needs to be updated based on mods to placer lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
#2706 opened Aug 27, 2024 by KA7E Draft
7 tasks
[WIP] Router Lookahead Profiler build Build system external_libs infra Project Infrastructure lang-cpp C/C++ code lang-make CMake/Make code lang-python Python code scripts Utility & Infrastructure scripts VPR VPR FPGA Placement & Routing Tool
#2683 opened Aug 12, 2024 by nedsels Draft
3 of 7 tasks
if stopping after packing skip unnecessary placement setup lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
#2680 opened Aug 8, 2024 by KA7E Loading…
7 tasks
Congestion Aware Placement lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
#2672 opened Aug 1, 2024 by behzadmehmood-rs Draft
7 tasks
Merge master to openfpga feature branch build Build system docs Documentation external_libs infra Project Infrastructure lang-cpp C/C++ code lang-make CMake/Make code libarchfpga Library for handling FPGA Architecture descriptions libvtrutil VPR VPR FPGA Placement & Routing Tool
#2572 opened May 30, 2024 by Tulong4Dev Loading…
WIP: Subtraction Fix in ODIN lang-cpp C/C++ code Odin Odin II Logic Synthesis Tool: Unsorted item Parmys
#2307 opened May 8, 2023 by navidjafarof Loading…
1 of 7 tasks
[WIP] Tileable Routing Resource Graph Builder build Build system docs Documentation external_libs infra Project Infrastructure lang-cpp C/C++ code lang-hdl Hardware Description Language (Verilog/VHDL) lang-make CMake/Make code lang-netlist lang-python Python code lang-shell Shell scripts (bash etc.) libarchfpga Library for handling FPGA Architecture descriptions liblog libpugiutil libvtrutil Odin Odin II Logic Synthesis Tool: Unsorted item Parmys scripts Utility & Infrastructure scripts VPR VPR FPGA Placement & Routing Tool
#2135 opened Aug 16, 2022 by tangxifan Loading…
7 of 19 tasks
Allow router to report successful routing even if RCV fails to resolve hold lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
#1540 opened Sep 13, 2020 by dpbaines Loading…
2 of 7 tasks
Enabled BLIF buffer elimination in preparation for InOuts lang-cpp C/C++ code Odin Odin II Logic Synthesis Tool: Unsorted item tests VTR Flow VTR Design Flow (scripts/benchmarks/architectures)
#1520 opened Sep 1, 2020 by djns99 Loading…
1 of 4 tasks
WIP: Implement inout support into ODIN II lang-cpp C/C++ code lang-hdl Hardware Description Language (Verilog/VHDL) lang-shell Shell scripts (bash etc.) Odin Odin II Logic Synthesis Tool: Unsorted item scripts Utility & Infrastructure scripts tests
#1292 opened May 1, 2020 by djns99 Loading…
2 of 6 tasks
Converter from rr_nodes to RRGraph object docs Documentation infra Project Infrastructure lang-cpp C/C++ code lang-python Python code libvtrutil scripts Utility & Infrastructure scripts tests VPR VPR FPGA Placement & Routing Tool VTR Flow VTR Design Flow (scripts/benchmarks/architectures)
#1048 opened Nov 15, 2019 by tangxifan Loading…
2 of 7 tasks
Router exit condition lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
#542 opened Apr 22, 2019 by rfungquicklogic Loading…
3 of 7 tasks
Display more helpful error message when parsing a BLIF file that cont… lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
#340 opened May 6, 2018 by benreynwar Loading…
7 tasks
ProTip! What’s not been updated in a month: updated:<2025-04-23.